Device and Circuit Performance of the Future Hybrid III-V and Ge based CMOS Technology
نویسندگان
چکیده
The device and circuit performance of a 20 nm gate length InGaAs and Ge hybrid CMOS based on an implant free quantum well (QW) device architecture is studied using a multiscale approach combining ensemble Monte Carlo simulation, drift-diffusion simulation, compact modelling, and TCAD mixedmode circuit simulation. We have found that the QW and doped substrate, used in the hybrid CMOS, help to reduce short channel effects by enhancing carrier confinement. The QW also reduces the destructive impact of a low density of states (DoS) in III-V materials. In addition, the calculated access resistance is found to be a much lower than in Si counterparts thanks to a heavily doped overgrowth source/drain contact. We predict an overall low gate capacitance and a large drive current when compared to Si-CMOS that leads to a significant reduction in a circuit propagation time delay (∼5.5 ps).
منابع مشابه
Optimization of the Hybrid Silicon Photonic Integrated Circuit Platform
In the hybrid silicon platform, active III/V based components are integrated on a silicon-on-insulator photonic integrated circuit by means of wafer bonding. This is done in a self-aligned back-end process at low temperatures, making it compatible with CMOS-based silicon processing. This approach allows for low cost, high volume, high quality and reproducible chip fabrication. Such features mak...
متن کاملHigh Mobility CMOS Technologies using III-V/Ge Channels
CMOS utilizing high mobility III-V/Ge channels on Si substrates is expected to be one of promising devices for high performance and low power advanced LSIs in the future under sub 10 nm regime, because of the enhanced carrier transport properties [1-4]. Here, there can be several CMOS structures using III-V/Ge channels, as schematically shown in Fig. 1. While one of the ultimate CMOS structures...
متن کاملShort Course Emerging Technologies for Post 14nm Cmos
It is well recognized that new device engineering is indispensable in overcoming difficulties of advanced CMOS and realizing high performance LSIs under 10 nm regime. Here, the channel materials with high mobility and, more essentially, low effective mass, are preferable under quasi-ballistic transport expected in ultra-short channel regime. From this viewpoint, Ge and IIIV semiconductor channe...
متن کاملOptimized Standard Cell Generation for Static CMOS Technology
Fabrication of an integrated circuit with smaller area, besides reducing the cost of manufacturing, usually causes a reduction in the power dissipation and propagation delay. Using the static CMOS technology to fabricate a circuit that realizes a specific logic function and occupies a minimum space, it must be implemented with continuous diffusion runs. Therefore, at the design stage, an Euleri...
متن کاملHigh-Accurate Low-Voltage Analog CMOS Current Divider Modify by Neural Network and TLBO Algorithm
A high accurate and low-voltage analog CMOS current divider which operates with a single power supply voltage is designed in 0.18µm CMOS standard technology. The proposed divider uses a differential amplifier and transistor in triode region in order to perform the division. The proposed divider is modeled with neural network while TLBO algorithm is used to optimize it. The proposed optimiza...
متن کامل